Techniques for enabling multiple Vt devices using high-K metal gate stacks

ABSTRACT

Techniques for combining transistors having different threshold voltage requirements from one another are provided. In one aspect, a semiconductor device comprises a substrate having a first and a second nFET region, and a first and a second pFET region; a logic nFET on the substrate over the first nFET region; a logic pFET on the substrate over the first pFET region; a SRAM nFET on the substrate over the second nFET region; and a SRAM pFET on the substrate over the second pFET region, each comprising a gate stack having a metal layer over a high-K layer. The logic nFET gate stack further comprises a capping layer separating the metal layer from the high-K layer, wherein the capping layer is further configured to shift a threshold voltage of the logic nFET relative to a threshold voltage of one or more of the logic pFET, SRAM nFET and SRAM pFET.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. application Ser. No. 12/720,354 filed on Mar. 9, 2010, now U.S. Pat. No. 8,212,322, which is a divisional of U.S. patent application Ser. No. 11/927,964, filed on Oct. 30, 2007, now U.S. Pat. No. 7,718,496, the contents of which are incorporated by reference herein.

FIELD OF THE INVENTION

The present invention relates to integrated circuits, and more particularly, to techniques for combining transistors in an integrated circuit having different threshold voltage requirements from one another.

BACKGROUND OF THE INVENTION

Integrated circuits now commonly include a wide variety of different transistor types in combination with one another. By way of example, random access memory transistors, such as static random access memory (SRAM) or dynamic random access memory (DRAM) transistors, are in many configurations used in combination with a variety of logic transistors. A challenge, however, associated with integrating different transistors is that each type of transistor generally requires a threshold voltage (V_(t)) that is different from what the other types of transistors require. For example, with integrated circuit configurations that combine SRAM and logic transistors, the SRAM transistors typically require a higher V_(t) than their logic counterparts. This V_(t) difference is due to the relatively lower power requirements of SRAM transistors, i.e., as compared to logic transistors.

In conventional designs, these different V_(t) requirements are addressed through doping. Specifically, extra doping steps are performed to alter the V_(t) of the SRAM transistors relative to the logic transistors, and vice versa. This approach, however, has a notable drawback. Since the V_(t) of the transistors is determined through doping, the doping must be consistent from one device to another to attain consistent V_(t). Namely, dopant fluctuations, which can occur in a significant number of devices produced, leads to variability in the transistors. Variability in the transistors leads to variability in the devices and thus affects device performance. As device feature sizes are scaled, the effects of dopant fluctuations and device variability become even more pronounced.

Therefore, improved techniques for combining transistors having different V_(t) requirements would be desirable.

SUMMARY OF THE INVENTION

The present invention provides techniques for combining transistors having different threshold voltage (V_(t)) requirements from one another. In one aspect of the invention, a semiconductor device is provided. The semiconductor device comprises a substrate having at least a first and a second n-channel field effect transistor (nFET) region, and at least a first and a second p-channel field effect transistor (pFET) region; at least one logic nFET on the substrate over the first nFET region; at least one logic pFET on the substrate over the first pFET region; at least one static random access memory (SRAM) nFET on the substrate over the second nFET region; and at least one SRAM pFET on the substrate over the second pFET region. Each of the logic nFET, logic pFET, SRAM nFET and SRAM pFET comprises a gate stack having a metal layer over a high-K layer. The logic nFET gate stack further comprises a capping layer separating the metal layer from the high-K layer, wherein the capping layer is further configured to shift a V_(t) of the logic nFET relative to a V_(t) of one or more of the logic pFET, SRAM nFET and SRAM pFET.

In another aspect of the invention, a method of fabricating a semiconductor device is provided. The method comprises the following steps. A substrate is provided having at least one logic nFET region, at least one SRAM nFET region, at least one logic pFET region and at least one SRAM pFET region. Crystalline silicon germanium is selectively formed in the logic pFET region. An interfacial layer dielectric is grown over the logic nFET region, the SRAM nFET region, the logic pFET region and the SRAM pFET region. A high-K layer is deposited over the interfacial layer dielectric. A capping layer is formed in the logic nFET region over a side of the high-K layer opposite the interfacial layer dielectric. A metal layer is deposited over the capping layer in the logic nFET region and over the high-K layer in the SRAM nFET region, the logic pFET region and the SRAM pFET region. A silicon layer is deposited over the metal layer. An etch is performed through the interfacial layer dielectric, the high-K layer, the capping layer, the metal layer and the silicon layer to form a logic nFET gate stack over the logic nFET region, and through the interfacial layer dielectric, the high-K layer, the metal layer and the silicon layer to form a SRAM nFET gate stack over the SRAM nFET region, a logic pFET gate stack over the logic pFET region and a SRAM pFET gate stack over the SRAM pFET region.

In yet another aspect of the invention, another method of fabricating a semiconductor device is provided. The method comprises the following steps. A substrate is provided having at least one logic nFET region, at least one SRAM nFET region, at least one logic pFET region and at least one SRAM pFET region. An interfacial layer dielectric is grown over the logic nFET region, the SRAM nFET region, the logic pFET region and the SRAM pFET region. A high-K layer is deposited over the interfacial layer dielectric. A capping layer is formed in the logic nFET region and the SRAM pFET region over a side of the high-K layer opposite the interfacial layer dielectric. A metal layer is deposited over the capping layer in the logic nFET region and the SRAM pFET region and over the high-K layer in the SRAM nFET region and the logic pFET region. A silicon layer is deposited over the metal layer. An etch is performed through the interfacial layer dielectric, the high-K layer, the capping layer, the metal layer and the silicon layer to form a logic nFET gate stack over the logic nFET region and a SRAM pFET gate stack over the SRAM pFET region, and through the interfacial layer dielectric, the high-K layer, the metal layer and the silicon layer to form a SRAM nFET gate stack over the SRAM nFET region and a logic pFET gate stack over the logic pFET region.

The method can further comprise the following steps. A tensile silicon nitride layer is deposited over the logic nFET region and the SRAM nFET region. The logic pFET region and the SRAM pFET region are oxidized. A compressive silicon nitride layer is deposited over the logic pFET region and the SRAM pFET region.

A more complete understanding of the present invention, as well as further features and advantages of the present invention, will be obtained by reference to the following detailed description and drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1A-G are cross-sectional diagrams illustrating an exemplary methodology for forming an integrated static random access memory (SRAM)-logic semiconductor device according to an embodiment of the present invention;

FIGS. 2A-G are cross-sectional diagrams illustrating another exemplary methodology for forming an integrated SRAM-logic semiconductor device according to an embodiment of the present invention;

FIGS. 3A-G are cross-sectional diagrams illustrating yet another exemplary methodology for forming an integrated SRAM-logic semiconductor device according to an embodiment of the present invention;

FIGS. 4A-L are cross-sectional diagrams illustrating still yet another exemplary methodology for forming an integrated SRAM-logic semiconductor device according to an embodiment of the present invention; and

FIG. 5 is a graph illustrating a flat band voltage (V_(fb)) shift in an n-channel metal-oxide semiconductor capacitor (nMOSCAP) having a high-K/metal gate stack with a capping layer according to an embodiment of the present invention.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

FIGS. 1A-G are cross-sectional diagrams illustrating an exemplary methodology for forming an integrated static random access memory (SRAM)-logic semiconductor device. The device can comprise, for example, an integrated circuit having a plurality of SRAM and logic transistors.

With integrated SRAM-logic devices, it is desirable to be able to accurately and consistently alter the threshold voltage (V_(t)) of the SRAM transistors as compared to the V_(t) of the logic transistors. For example, the SRAM transistors will likely require a higher V_(t) than the logic transistors. As will be described in detail below, the present techniques involve transistors having high-K/metal gate stacks. A capping layer can be selectively employed in one or more of the gate stacks and/or crystalline silicon-germanium (cSiGe) can be selectively grown to alter the V_(t) of the corresponding transistor(s).

As shown in FIG. 1A, a substrate 104 is provided. Substrate 104 can comprise a silicon-on-insulator (SOI) substrate or a bulk silicon (Si) substrate. According to an exemplary embodiment, substrate 104 comprises a SOI substrate having a Si layer over an insulator (such as silicon dioxide (SiO₂)), wherein the Si layer has a thickness of between about five nanometers (nm) and about 100 nm.

Substrate 104 has both SRAM and logic n-channel field effect transistor (nFET) and p-channel field effect transistor (pFET) regions defined therein. Specifically, according to the exemplary embodiment shown illustrated in FIG. 1A, substrate 104 comprises logic nFET region 106, SRAM nFET region 108, logic pFET region 110 and SRAM pFET region 112. Each of logic nFET region 106 and SRAM nFET region 108 comprises Si and is doped with a p-type dopant. Each of logic pFET region 110 and SRAM pFET region 112 also comprises Si and is doped with an n-type dopant. As will be described below, cSiGe will be formed in each of logic pFET region 110 and SRAM pFET region 112. The cSiGe in SRAM pFET region 112 will have a reduced germanium (Ge) fraction. By way of example only, the cSiGe in SRAM pFET region 112 can have a Ge fraction of less than about 30 percent (%), preferably between about 15% and about 25%. By comparison, the cSiGe in logic PFET region 110 can have a Ge fraction of between about 30% and about 40%. The process for tuning the amount of Ge, i.e., during growth of the cSiGe, is known to those of skill in the art, and as such is not described further herein.

A hardmask layer is deposited over the device and patterned to form hardmask 114 over the nFET regions, i.e., over nFET region 106 and SRAM nFET region 108. With hardmask 114 shielding logic nFET region 106 and SRAM nFET region 108, cSiGe 113 and 115 are then selectively formed, i.e., grown, in logic pFET region 110 and SRAM pFET region 112, respectively. As described above, SRAM pFET region 112 has a reduced Ge fraction, e.g., as compared to logic pFET region 110. According to an exemplary embodiment, this variation between the two pFET regions is accomplished using a two-step masking process wherein a mask (not shown) is first placed over logic pFET region 110 and the cSiGe is formed in SRAM pFET region 112 having a reduced Ge fraction. The mask is removed and a second mask (not shown) is placed over SRAM pFET region 112 and the cSiGe is formed in logic pFET region 110. The second mask is then removed. This two-step masking process is performed with hardmask 114 in place. The sequence of this two-step masking process is not important, and can be performed wherein the cSiGe is first formed in logic pFET region 110, followed by the cSiGe having the reduced Ge fraction being formed in the SRAM pFET region 112.

As shown in FIG. 1B, hardmask 114 is stripped. According to an exemplary embodiment, hardmask 114 is stripped using a wet chemical etch.

As shown in FIG. 1C, interfacial layer (IL) dielectric 116 is grown over the nFET/pFET regions. According to an exemplary embodiment, IL dielectric 116 comprises SiO₂. Nitrogen is then incorporated (e.g., by nitridation, thermal nitridation and/or plasma oxidation followed by nitridation) into IL dielectric 116. High-K layer 118 is then deposited over a side of IL dielectric 116 opposite the nFET/pFET regions. According to an exemplary embodiment, high-K layer 118 comprises one or more of hafnium oxide (HfO₂), zirconium oxide (ZrO₂), hafnium silicate (HfSiO), nitrided hafnium silicate (HfSiON), tantalum oxide (Ta₂O₅), titanium oxide (TiO₂), aluminum oxide (Al₂O₃) and mixtures comprising at least one of the foregoing high-K materials.

Capping layer 120 is deposited over a side of high-K layer 118 opposite IL dielectric 116. According to an exemplary embodiment, capping layer 120 comprises one or more of lanthanum oxide (La₂O₃), magnesium oxide (MgO), oxides of group IIA and group IIIB elements and nitrides of group IIA and group IIIB elements. Capping layers are described, for example, in U.S. Patent Application No. 2006/0289948 filed by Brown et al., entitled “Method to control flatband/threshold voltage in high-k metal gated stacks and structures thereof” and in U.S. Patent Application No. 2006/0244035 filed by Bojarczuk et al., entitled “Stabilization of flatband voltages and threshold voltages in hafnium oxide based silicon transistors for CMOS,” the disclosures both of which are incorporated by reference herein. As will be described below, in the completed device, capping layer 120 can provide between about a 300 millivolt (mV) and about a 350 mV V_(t) shift in the nFET. Further, reduced Ge fraction cSiGe can provide between about a 200 mV and about a 350 mV V_(t) shift in the pFET.

As shown in FIG. 1D, photoresist 124 is patterned over logic nFET region 106. With photoresist 124 as a mask, capping layer 120 is selectively removed, i.e., stripped, from over SRAM nFET region 108, logic pFET region 110 and SRAM pFET region 112. According to an exemplary embodiment, capping layer 120 is selectively removed from over SRAM nFET region 108, logic pFET region 110 and SRAM pFET region 112 using hydrochloric acid (HCl). For example, if high-K layer 118 comprises HfO₂ (as described above) and if capping layer 120 comprises La₂O₃ (as described above), HCl would be selective for the removal of the La₂O₃ layer from the HfO₂ layer. For different capping layer compositions, other suitable chemistries can be used for selectively removing the capping layer.

As shown in FIG. 1E, photoresist 124 is removed revealing the remaining portion of the capping layer formed over the logic nFET region, i.e., capping layer 121 over logic nFET region 106. As shown in FIG. 1F, metal layer 126 is deposited over capping layer 121/high-K layer 118. According to an exemplary embodiment, metal layer 126 comprises one or more of titanium nitride (TiN), tantalum nitride (TaN), tantalum aluminum nitride (TaAlN), titanium aluminum nitride (TiAlN), and tantalum carbide (TaC or Ta₂C).

A Si layer 128 is then deposited over a side of metal layer 126 opposite capping layer 121/high-K layer 118. According to an exemplary embodiment, Si layer 128 comprises polysilicon (poly-Si) and/or amorphous Si and is deposited to a thickness of about 1,000 angstroms (Å) at its thickest point. However, depending on the technology, the thickness of Si layer 128 can vary from between about 500 Å to about 1,000 Å at its thickest point.

As shown in FIG. 1G, reactive ion etching (RIE) is then performed through the various layers to define individual gate stacks over each of the nFET and pFET regions. Namely, gate stack 130 is defined over logic nFET region 106. Gate stack 130 comprises IL dielectric 116 a (formed from IL dielectric 116), high-K layer 118 a (formed from high-K layer 118) over IL dielectric 116 a, capping layer 121 a (formed from capping layer 121) over a side of high-K layer 118 a opposite IL dielectric 116 a, metal layer 126 a (formed from metal layer 126) over a side of capping layer 121 a opposite high-K layer 118 a and Si layer 128 a (formed from Si layer 128) over a side of metal layer 126 a opposite capping layer 121 a.

Gate stack 132 is defined over SRAM nFET region 108. Gate stack 132 comprises IL dielectric 116 b (formed from IL dielectric 116), high-K layer 118 b (formed from high-K layer 118) over IL dielectric 116 b, metal layer 126 b (formed from metal layer 126) over a side of high-K layer 118 b opposite IL dielectric 116 b and Si layer 128 b (formed from Si layer 128) over a side of metal layer 126 b opposite high-K layer 118 b.

Gate stack 134 is defined over logic pFET region 110. Gate stack 134 comprises IL dielectric 116 c (formed from IL dielectric 116), high-K layer 118 c (formed from high-K layer 118) over IL dielectric 116 c, metal layer 126 c (formed from metal layer 126) over a side of high-K layer 118 c opposite IL dielectric 116 c and Si layer 128 c (formed from Si layer 128) over a side of metal layer 126 c opposite high-K layer 118 c.

Gate stack 136 is defined over SRAM pFET region 112. Gate stack 136 comprises IL dielectric 116 d (formed from IL dielectric 116), high-K layer 118 d (formed from high-K layer 118) over IL dielectric 116 d, metal layer 126 d (formed from metal layer 126) over a side of high-K layer 118 d opposite IL dielectric 116 d and Si layer 128 d (formed from Si layer 128) over a side of metal layer 126 d opposite high-K layer 118 d.

Standard processes can then be carried out to form source and drain regions on opposite sides of the gate stacks. Oxide and/or nitride spacers can also be formed around the gate stack, as needed.

As a result of performing the steps shown illustrated in FIGS. 1A-G, and described above, the capping layer will be present only in gate stack 130. As such, the corresponding logic nFET will have a V_(t) at band edge. The capping layer shifts the logic nFET V_(t) by a combination of different processes. By way of example only, a) negative shifts in the V_(t) may be due to positively charged mobile oxygen vacancies that form upon the aliovalent substitution of Hf4+ in HfO₂ with lower valence lanthanum cation (La3+) or magnesium cation (Mg2+) and are needed to compensate the negative effective charge of lanthanum hafnium (LaHf); b) the presence of a more electropositive impurity like lanthanum (La) or magnesium (Mg) in the HfO₂ could result in a dipole, which would shift the V_(t) more negative (such a dipole would form as long as there is a non-symmetrical distribution in the La composition across the gate stack); and c) the interaction of La or Mg with the IL dielectric (e.g., SiO₂) can result in negative V_(t) shifts by a combination of mechanisms a) and b).

By comparison, the SRAM nFET, which does not have a capping layer in its gate stack, i.e., gate stack 132, will have a V_(t) that is about 200 mV greater than the V_(t) of the logic nFET. For the pFETs, which also do not have a capping layer in their gate stacks, the V_(t) is on target (i.e., at or near pFET band edge). Further, the presence of reduced Ge fraction cSiGe in the SRAM pFET (as described above) will provide a positive V_(t) shift of between about a 200 mV and about a 350 mV in the SRAM pFET, as compared to the V_(t) of the logic pFET. Thus, the use of reduced Ge fraction cSiGe to shift V_(t) operates independently of the use of a capping layer to shift V_(t). In general, the use of reduced Ge fraction cSiGe provides a positive V_(t) shift, and the use of a capping layer provides a negative V_(t) shift.

The above-described techniques are beneficial since they minimize the number of masking steps involved, which is favorable for reducing production time and costs. Other techniques, however, may be employed. For example, the same gate stack configurations can be obtained using a different masking process. Specifically, with reference to the step shown in FIG. 1C, a metal layer, e.g., a TiN layer, rather than the capping layer, is deposited over the high-k layer. A mask is then patterned to cover the metal layer over the SRAM nFET, logic pFET and SRAM pFET regions, allowing for the selective removal of the metal layer from over the logic nFET region. Following the removal of the metal layer from over the logic nFET region, the mask is also removed.

A capping layer is then deposited over the metal layer/high-K layer, followed by a second metal layer, e.g., a second TiN layer, being deposited over the capping layer. A second mask is then patterned to cover the second TiN layer over the logic nFET region, allowing for the selective removal of the second TiN and capping layers from over the SRAM nFET, logic pFET and SRAM pFET regions. Following the removal of the second TiN and capping layers from over the SRAM nFET, logic pFET and SRAM pFET regions, the mask is also removed. From this point on, the remainder of the process is the same as is illustrated in FIGS. 1F-G (described above).

FIGS. 2A-G are cross-sectional diagrams illustrating another exemplary methodology for forming an integrated SRAM-logic semiconductor device. The device can comprise, for example, an integrated circuit having a plurality of SRAM and logic transistors. As shown in FIG. 2A, a substrate 204 is provided. Substrate 204 can comprise a SOI substrate or a bulk Si substrate. According to an exemplary embodiment, substrate 204 comprises a SOI substrate having a Si layer over an insulator (such as SiO₂), wherein the Si layer has a thickness of between about five nm and about 100 nm.

Substrate 204 has both SRAM and logic nFET and pFET regions defined therein. Specifically, according to the exemplary embodiment shown illustrated in FIG. 2A, substrate 204 comprises logic nFET region 206, SRAM nFET region 208, logic pFET region 210 and SRAM pFET region 212. Each of logic nFET region 206 and SRAM nFET region 208 comprises Si and is doped with a p-type dopant. Each of logic pFET region 210 and SRAM pFET region 212 also comprises Si and is doped with an n-type dopant. As will be described below, cSiGe will be formed in each of logic pFET region 210 and SRAM pFET region 212.

A hardmask layer is deposited over the device and patterned to form hardmask 214 over the nFET regions, i.e., over logic nFET region 206 and SRAM nFET region 208. With hardmask 214 shielding logic nFET region 206 and SRAM nFET region 208, cSiGe 213 and 215 are then selectively formed, i.e., grown, in logic pFET region 210 and SRAM pFET region 212, respectively. As shown in FIG. 2B, hardmask 214 is stripped. According to an exemplary embodiment, hardmask 214 is stripped using a wet chemical etch.

As shown in FIG. 2C, IL dielectric 216 is grown over the nFET/pFET regions. According to an exemplary embodiment, IL dielectric 216 comprises SiO₂. Nitrogen is then incorporated (e.g., by nitridation, thermal nitridation and/or plasma oxidation followed by nitridation) into IL dielectric 216. High-K layer 218 is then deposited over a side of IL dielectric 216 opposite the nFET/pFET regions. According to an exemplary embodiment, high-K layer 218 comprises one or more of HfO₂, ZrO₂, HfSiO, HfSiON, Ta₂O₅, TiO₂, Al₂O₃ and mixtures comprising at least one of the foregoing high-K materials. Capping layer 220 is deposited over a side of high-K layer 218 opposite IL dielectric 216. According to an exemplary embodiment, capping layer 220 comprises one or more of La₂O₃, MgO, oxides of group IIA and group IIIB elements and nitrides of group IIA and group IIIB elements.

As shown in FIG. 2D, photoresist 224 and 225 are patterned over logic nFET region 206 and SRAM pFET region 212. With photoresist 224 and 225 as masks, capping layer 220 is selectively removed, i.e., stripped, from over SRAM nFET region 208 and logic pFET region 210. According to an exemplary embodiment, capping layer 220 is selectively removed from over SRAM nFET region 208 and logic pFET region 210 using HCl.

As shown in FIG. 2E, photoresist 224 and 225 are removed, revealing the remaining portions of the capping layer formed over the logic nFET and the SRAM pFET regions, i.e., capping layers 221 and 222 over logic nFET region 206 and SRAM pFET region 212, respectively. As shown in FIG. 2F, metal layer 226 is deposited over high-K layer 218/capping layer 221/capping layer 222. According to an exemplary embodiment, metal layer 226 comprises one or more of TiN, TaN, TaAlN, TiAlN, TaC and Ta₂C.

A Si layer 228 is then deposited over a side of metal layer 226 opposite high-K layer 218/capping layer 221/capping layer 222. According to an exemplary embodiment, Si layer 228 comprises poly-Si and/or amorphous Si and is deposited to a thickness of about 1,000 Å at its thickest point. However, depending on the technology, the thickness of Si layer 228 can vary from about 500 Å to about 1,000 Å at its thickest point.

As shown in FIG. 2G, RIE is then performed through the various layers to define individual gate stacks over each of the nFET and pFET regions. Namely, gate stack 230 is defined over logic nFET region 206. Gate stack 230 comprises IL dielectric 216 a (formed from IL dielectric 216), high-K layer 218 a (formed from high-K layer 218) over IL dielectric 216 a, capping layer 221 a (formed from capping layer 221) over a side of high-K layer 218 a opposite IL dielectric 216 a, metal layer 226 a (formed from metal layer 226) over a side of capping layer 221 a opposite high-K layer 218 a and Si layer 228 a (formed from Si layer 228) over a side of metal layer 226 a opposite capping layer 221 a.

Gate stack 232 is defined over SRAM nFET region 208. Gate stack 232 comprises IL dielectric 216 b (formed from IL dielectric 216), high-K layer 218 b (formed from high-K layer 218) over IL dielectric 216 b, metal layer 226 b (formed from metal layer 226) over a side of high-K layer 218 b opposite IL dielectric 216 b and Si layer 228 b (formed from Si layer 228) over a side of metal layer 226 b opposite high-K layer 218 b.

Gate stack 234 is defined over logic pFET region 210. Gate stack 234 comprises IL dielectric 216 c (formed from IL dielectric 216), high-K layer 218 c (formed from high-K layer 218) over IL dielectric 216 c, metal layer 226 c (formed from metal layer 226) over a side of high-K layer 218 c opposite IL dielectric 216 c and Si layer 228 c (formed from Si layer 228) over a side of metal layer 226 c opposite high-K layer 218 c.

Gate stack 236 is defined over SRAM pFET region 212. Gate stack 236 comprises IL dielectric 216 d (formed from IL dielectric 216), high-K layer 218 d (formed from high-K layer 218) over IL dielectric 216 d, capping layer 222 d (formed from capping layer 222) over a side of high-K layer 218 d opposite IL dielectric 216 d, metal layer 226 d (formed from metal layer 226) over a side of capping layer 222 d opposite high-K layer 218 d and Si layer 228 d (formed from Si layer 228) over a side of metal layer 226 d opposite capping layer 222 d.

Standard processes can then be carried out to form source and drain regions on opposite sides of the gate stacks. Oxide and/or nitride spacers can also be formed around the gate stack, as needed.

As a result of performing the steps shown illustrated in FIGS. 2A-G, and described above, the capping layer will be present in gate stacks 230 and 236. By including the capping layer in gate stack 230, the corresponding logic nFET will have a V_(t) at band edge. Conversely, by excluding the capping layer from gate stack 234, the corresponding logic pFET will also have a V_(t) at band edge. The SRAM nFET, which does not have a capping layer in its gate stack, i.e., gate stack 232, will have a V_(t) that is about 200 mV greater than the V_(t) of the logic nFET. The SRAM pFET, which has a capping layer in its gate stack, i.e., gate stack 236, will have a V_(t) that is about 250 mV greater than the V_(t) of the logic pFET.

The above-described techniques are beneficial since they involve only a single masking step, which is favorable for reducing production time and costs. Other techniques, however, may be employed. For example, the same gate stack configurations can be obtained using a two-step masking process. Specifically, with reference to the step shown in FIG. 2C, a metal layer, e.g., a TiN layer, rather than the capping layer, is deposited over the high-k layer. A mask is then patterned to cover the metal layer over the SRAM nFET and logic pFET regions, allowing for the selective removal of the metal layer from over the logic nFET and SRAM pFET regions. Following the removal of the metal layer from over the logic nFET and SRAM pFET regions, the mask is also removed.

A capping layer is then deposited over the metal layer/high-K layer, followed by a second metal layer, e.g., a second TiN layer, being deposited over the capping layer. A second mask is then patterned to cover the second TiN layer over the logic nFET and SRAM pFET regions, allowing for the selective removal of the second TiN and capping layers from over the logic pFET and SRAM nFET regions. Following the removal of the second TiN and capping layers from over the logic pFET and SRAM nFET regions, the mask is also removed. From this point on, the remainder of the process is the same as is illustrated in FIGS. 2F-G (described above).

FIGS. 3A-G are cross-sectional diagrams illustrating yet another exemplary methodology for forming an integrated SRAM-logic semiconductor device. The device can comprise, for example, an integrated circuit having a plurality of SRAM and logic transistors. As shown in FIG. 3A, a substrate 304 is provided. Substrate 304 can comprise a SOI substrate or a bulk Si substrate. According to an exemplary embodiment, substrate 304 comprises a SOI substrate having a Si layer over an insulator (such as SiO₂), wherein the Si layer has a thickness of between about five nm and about 100 nm.

Substrate 304 has both SRAM and logic nFET and pFET regions defined therein. Specifically, according to the exemplary embodiment shown illustrated in FIG. 3A, substrate 304 comprises logic nFET region 306, SRAM nFET region 308, logic pFET region 310 and SRAM pFET region 312. Each of logic nFET region 306 and SRAM nFET region 308 comprises Si and is doped with a p-type dopant. Each of logic pFET region 310 and SRAM pFET region 312 also comprises Si and is doped with an n-type dopant. As will be described below, cSiGe will be formed in logic pFET region 310.

A hardmask layer is deposited over the device and patterned to form hardmasks 313 and 314 over logic nFET region 306/SRAM nFET region 308 and SRAM pFET region 312, respectively. With hardmask 313 shielding logic nFET region 306/SRAM nFET region 308 and hardmask 314 shielding SRAM pFET region 312, cSiGe 315 is then selectively formed, i.e., grown, in logic pFET region 310. As shown in FIG. 3B, hardmasks 313 and 314 are stripped. According to an exemplary embodiment, hardmask 313 and 314 are stripped using a wet chemical etch.

As shown in FIG. 3C, IL dielectric 316 is grown over the nFET/pFET regions. According to an exemplary embodiment, IL dielectric 316 comprises SiO₂. Nitrogen is then incorporated (e.g., by nitridation, thermal nitridation and/or plasma oxidation followed by nitridation) into IL dielectric 316. High-K layer 318 is then deposited over a side of IL dielectric 316 opposite the nFET/pFET regions. According to an exemplary embodiment, high-K layer 318 comprises one or more of HfO₂, ZrO₂, HfSiO, HfSiON, Ta₂O₅, TiO₂, Al₂O₃ and mixtures comprising at least one of the foregoing high-K materials.

Capping layer 320 is deposited over a side of high-K layer 318 opposite IL dielectric 316. According to an exemplary embodiment, capping layer 320 comprises one or more of La₂O₃, MgO, oxides of group IIA and group IIIB elements and nitrides of group IIA and group IIIB elements.

As shown in FIG. 3D, photoresist 324 is patterned over logic nFET region 306. With photoresist 324 as a mask, capping layer 320 is selectively removed, i.e., stripped, from over SRAM nFET region 308, logic pFET region 310 and SRAM pFET region 312. According to an exemplary embodiment, capping layer 320 is selectively removed from over SRAM nFET region 308, logic pFET region 310 and SRAM pFET region 312 using HCl.

As shown in FIG. 3E, photoresist 324 is removed, revealing the remaining portion of the capping layer formed over the logic nFET region, i.e., capping layer 321 over logic nFET region 306. As shown in FIG. 3F, metal layer 326 is deposited over capping layer 321/high-K layer 318. According to an exemplary embodiment, metal layer 326 comprises one or more of TiN, TaN, TaAlN, TiAlN, TaC and Ta₂C

A Si layer 328 is then deposited over a side of metal layer 326 opposite capping layer 321/high-K layer 318. According to an exemplary embodiment, Si layer 328 comprises poly-Si and/or amorphous Si and is deposited to a thickness of about 1,000 Å at its thickest point. However, depending on the technology, the thickness of Si layer 328 can vary from about 500 Å to about 1,000 Å at its thickest point.

As shown in FIG. 3G, RIE is then performed through the various layers to define individual gate stacks over each of the nFET and pFET regions. Namely, gate stack 330 is defined over logic nFET region 306. Gate stack 330 comprises IL dielectric 316 a (formed from IL dielectric 316), high-K layer 318 a (formed from high-K layer 318) over IL dielectric 316 a, capping layer 321 a (formed from capping layer 321) over a side of high-K layer 318 a opposite IL dielectric 316 a, metal layer 326 a (formed from metal layer 326) over a side of capping layer 321 a opposite high-K layer 318 a and Si layer 328 a (formed from Si layer 328) over a side of metal layer 326 a opposite capping layer 321 a.

Gate stack 332 is defined over SRAM nFET region 308. Gate stack 332 comprises IL dielectric 316 b (formed from IL dielectric 316), high-K layer 318 b (formed from high-K layer 318) over IL dielectric 316 b, metal layer 326 b (formed from metal layer 326) over a side of high-K layer 318 b opposite IL dielectric 316 b and Si layer 328 b (formed from Si layer 328) over a side of metal layer 326 b opposite high-K layer 318 b.

Gate stack 334 is defined over logic pFET region 310. Gate stack 334 comprises IL dielectric 316 c (formed from IL dielectric 316), high-K layer 318 c (formed from high-K layer 318) over IL dielectric 316 c, metal layer 326 c (formed from metal layer 326) over a side of high-K layer 318 c opposite IL dielectric 316 c and Si layer 328 c (formed from Si layer 328) over a side of metal layer 326 c opposite high-K layer 318 c.

Gate stack 336 is defined over SRAM pFET region 312. Gate stack 336 comprises IL dielectric 316 d (formed from IL dielectric 316), high-K layer 318 d (formed from high-K layer 318) over IL dielectric 316 d, metal layer 326 d (formed from metal layer 326) over a side of high-K layer 318 d opposite IL dielectric 316 d and Si layer 328 d (formed from Si layer 328) over a side of metal layer 326 d opposite high-K layer 318 d.

Standard processes can then be carried out to form source and drain regions on opposite sides of the gate stacks. Oxide and/or nitride spacers can also be formed around the gate stack, as needed.

As a result of performing the steps shown illustrated in FIGS. 3A-G, and described above, the capping layer will be present only in gate stack 330. By including the capping layer in gate stack 330, the corresponding logic nFET transistor will have a V_(t) at band edge. Conversely, by excluding the capping layer from gate stack 334, the corresponding logic pFET transistor will also have a V_(t) at band edge. The SRAM nFET transistor, which does not have a capping layer in its gate stack, i.e., gate stack 332, will have a V_(t) that is about 200 mV greater than the V_(t) of the logic nFET transistor. The SRAM pFET transistor, which also does not have a capping layer in its gate stack, i.e., gate stack 336, will have a V_(t) that is about 500 mV greater than the V_(t) of the logic pFET transistor.

The above-described techniques are beneficial since they involve only a single masking step, which is favorable for reducing production time and costs. Other techniques, however, may be employed. For example, the same gate stack configurations can be obtained using a two-step masking process. Specifically, with reference to the step shown in FIG. 3C, a metal layer, e.g., a TiN layer, rather than the capping layer, is deposited over the high-k layer. A mask is then patterned to cover the metal layer over the SRAM nFET, logic pFET and SRAM pFET regions, allowing for the selective removal of the metal layer from over the logic nFET region. Following the removal of the metal layer from over the logic nFET region, the mask is also removed.

A capping layer is then deposited over the metal layer/high-K layer, followed by a second metal layer, e.g., a second TiN layer, being deposited over the capping layer. A second mask is then patterned to cover the second TiN layer over the logic nFET region, allowing for the selective removal of the second TiN and capping layers from over the SRAM nFET, logic pFET and SRAM pFET regions. Following the removal of the second TiN and capping layers from over the SRAM nFET, logic pFET and SRAM pFET regions, the mask is also removed. From this point on, the remainder of the process is the same as is illustrated in FIGS. 3F-G (described above).

FIGS. 4A-L are cross-sectional diagrams illustrating still yet another exemplary methodology for forming an integrated SRAM-logic semiconductor device. The device can comprise, for example, an integrated circuit having a plurality of SRAM and logic transistors. As shown in FIG. 4A, a substrate 402 is provided. Substrate 402 can comprise a SOI substrate or a bulk Si substrate. According to an exemplary embodiment, substrate 402 comprises a SOI substrate having a Si layer over an insulator (such as SiO₂), wherein the Si layer has a thickness of between about five nm and about 100 nm. Substrate 402 has shallow trench isolation (STI) regions 403, 404 and 405 defined therein. As will be described in detail below, STI regions 403, 404 and 405 will serve to divide, and thereby define, nFET and pFET regions of the device. Namely, a region of the device shown to the left of STI region 403 will be a logic nFET region of the device, and a region of the device shown to the right of STI region 403 will be a SRAM pFET region of the device. A region of the device shown to the left of STI region 404 will be a SRAM nFET region of the device, and a region of the device shown to the right of STI region 404 will be a logic pFET region of the device. STI region 405 separates the SRAM pFET region of the device from the SRAM nFET region of the device.

As shown in FIG. 4B, IL dielectric 406 is grown over the nFET and pFET regions. IL dielectric 406 is separated by STI regions 403, 404 and 405. As shown in FIG. 4C, high-K layer 408 is deposited over IL dielectric 406/STI region 403/STI region 404/STI region 405. According to an exemplary embodiment, high-K layer 408 comprises one or more of HfO₂, ZrO₂, HfSiO, HfSiON, Ta₂O₅, TiO₂, Al₂O₃ and mixtures comprising at least one of the foregoing high-K materials.

A capping layer is then deposited over a side of high-K layer 408 opposite IL dielectric 406/STI region 403/STI region 404/STI region 405. The capping layer can comprise one or more of La₂O₃, MgO, oxides of group IIA and group IIIB elements and nitrides of group IIA and group IIIB elements. The capping layer is then selectively removed from over the SRAM nFET/logic pFET regions to form capping layer 410 over the logic nFET/SRAM pFET regions, as shown in FIG. 4D. According to an exemplary embodiment, the capping layer is selectively removed from over the SRAM nFET/logic pFET regions using HCl.

As shown in FIG. 4E, metal layer 412, is deposited over capping layer 410/high-K layer 408. According to an exemplary embodiment, metal layer 412 comprises one or more of TiN, TaN, TaAlN, TiAlN, TaC and Ta₂C. As shown in FIG. 4F, a Si layer, i.e., Si layer 414, is deposited over metal layer 412. According to an exemplary embodiment, Si layer 414 comprises poly-Si or amorphous Si.

As shown in FIG. 4G, RIE is then performed through the various layers to define individual gate stacks over each of the nFET and pFET regions. Namely, gate stack 430 is defined over the logic nFET region. Gate stack 430 comprises IL dielectric 406 a (formed from IL dielectric 406), high-K layer 408 a (formed from high-K layer 408) over IL dielectric 406 a, capping layer 410 a (formed from capping layer 410) over a side of high-K layer 408 a opposite IL dielectric 406 a, metal layer 412 a (formed from metal layer 412) over a side of capping layer 410 a opposite high-K layer 408 a and Si layer 414 a (formed from Si layer 414) over a side of metal layer 412 a opposite capping layer 410 a.

Gate stack 432 is defined over the SRAM pFET region. Gate stack 432 comprises IL dielectric 406 b (formed from IL dielectric 406), high-K layer 408 b (formed from high-K layer 408) over IL dielectric 406 b, capping layer 410 b (formed from capping layer 410) over a side of high-K layer 408 b opposite IL dielectric 406 b, metal layer 412 b (formed from metal layer 412) over a side of capping layer 410 b opposite high-K layer 408 b and Si layer 414 b (formed from Si layer 414) over a side of metal layer 412 b opposite capping layer 410 b.

Gate stack 434 is defined over the SRAM nFET region. Gate stack 434 comprises IL dielectric 406 c (formed from IL dielectric 406), high-K layer 408 c (formed from high-K layer 408) over IL dielectric 406 c, metal layer 412 c (formed from metal layer 412) over a side of high-K layer 408 c opposite IL dielectric 406 c and Si layer 414 c (formed from Si layer 414) over a side of metal layer 412 c opposite high-K layer 408 c.

Gate stack 436 is defined over the logic pFET region. Gate stack 436 comprises IL dielectric 406 d (formed from IL dielectric 406), high-K layer 408 d (formed from high-K layer 408) over IL dielectric 406 d, metal layer 412 d (formed from metal layer 412) over a side of high-K layer 408 d opposite IL dielectric 406 d and Si layer 414 d (formed from Si layer 414) over a side of metal layer 412 d opposite high-K layer 408 d.

As shown in FIG. 4H, a combination of spacers is formed adjacent to each of the gate stacks. Namely, with regard to the logic nFET region, nitride spacers 440 a are formed adjacent to gate stack 430, oxide spacers 442 a are then formed adjacent to nitride spacers 440 a and nitride spacers 444 a are formed adjacent to oxide spacers 442 a. With regard to the SRAM pFET region, nitride spacers 440 b are formed adjacent to gate stack 432, oxide spacers 442 b are then formed adjacent to nitride spacers 440 b and nitride spacers 444 b are formed adjacent to oxide spacers 442 b. With regard to the SRAM nFET region, nitride spacers 440 c are formed adjacent to gate stack 434, oxide spacers 442 c are then formed adjacent to nitride spacers 440 c and nitride spacers 444 c are formed adjacent to oxide spacers 442 c. With regard to the logic pFET region, nitride spacers 440 d are formed adjacent to gate stack 436, oxide spacers 442 d are then formed adjacent to nitride spacers 440 d and nitride spacers 444 d are formed adjacent to oxide spacers 442 d.

Source/drain diffusions are formed in each of the nFET and pFET regions. Namely, source/drain diffusions 446 a and 448 a are formed in the logic nFET region, source/drain diffusions 446 b and 448 b are formed in the SRAM pFET region, source/drain diffusions 446 c and 448 c are formed in the SRAM nFET region and source/drain diffusions 446 d and 448 d are formed in the logic pFET region.

Exposed Si areas in each of the nFET and pFET regions are then silicided. As a result, silicide regions 450 a are formed in the exposed Si areas of the logic nFET region, i.e., at gate stack 430 and source/drain diffusions 446 a and 448 a. Silicide regions 450 b are formed in the exposed Si areas of the SRAM pFET region, i.e., at gate stack 432 and source/drain diffusions 446 b and 448 b. Silicide regions 450 c are formed in the exposed Si areas of the SRAM nFET region, i.e., at gate stack 434 and source/drain diffusions 446 c and 448 c. Silicide regions 450 d are formed in the exposed Si areas of the logic pFET region, i.e., at gate stack 436 and source/drain diffusions 446 d and 448 d.

Following silicidation, the nitride spacers are removed from each of the nFET and pFET regions, as shown in FIG. 4I. As shown in FIG. 4J, a tensile silicon nitride (SiN) layer is deposited over the nFET regions. Namely, SiN layer 452 is deposited over the logic nFET region and SiN layer 454 is deposited over the SRAM nFET region. The tensile SiN layers, in combination with a compressive SiN layer (described below), form a dual stressed liner over the device. The tensile SiN layers further shield the nFET regions during a subsequent oxidation process of the pFET regions (see below).

As shown in FIG. 4K, oxidation is used to obtain a band-edge shift in the pFET regions. The term “band-edge shift,” as used herein, refers to neutralizing positively charged oxygen vacancies by exposing the high-K layer, i.e., which as described above can be hafnium (Hf)-based, to oxygen (O₂) (e.g., as indicated by arrows 455). The elimination of this positive charge provides a positive shift in the V_(t) such that the V_(t) is closer to the ideal pFET band-edge position, which is desirable.

As shown in FIG. 4L, a compressive SiN layer is deposited over the pFET regions. Namely, SiN layer 456 is deposited over the SRAM pFET region and SiN layer 458 is deposited over the logic pFET region. As highlighted above, the tensile SiN layers, in combination with the compressive SiN layers, form a dual stressed liner over the device.

FIG. 5 is graph 500 illustrating a flat band voltage (V_(fb)) shift in an n-channel metal-oxide semiconductor capacitor (nMOSCAP) having a high-K/metal gate stack with a, i.e., La₂O₃, capping layer versus a nMOSCAP having a high-K/metal gate stack without a capping layer. Both nMOSCAP gate stacks were exposed to a 1,000 degrees Celsius (° C.), five second activation anneal. Graph 500 plots gate bias (measured in volts (V)) versus capacitance density (measured in microfarad per square centimeter (μF/cm²). An area A of the capacitor is 10×10 square micrometers (μm²).

Although illustrative embodiments of the present invention have been described herein, it is to be understood that the invention is not limited to those precise embodiments, and that various other changes and modifications may be made by one skilled in the art without departing from the scope of the invention. 

What is claimed is:
 1. A semiconductor device comprising: a substrate having at least a first and a second nFET region, and at least a first and a second pFET region; at least one logic nFET on the substrate over the first nFET region; at least one logic pFET on the substrate over the first pFET region; at least one SRAM nFET on the substrate over the second nFET region; and at least one SRAM pFET on the substrate over the second pFET region, wherein each of the logic nFET, logic pFET, SRAM nFET and SRAM pFET comprises a gate stack having a metal layer over a high-K layer, wherein the logic nFET gate stack further comprises a capping layer separating the metal layer from the high-K layer, and wherein the capping layer is further configured to shift a threshold voltage of the logic nFET relative to a threshold voltage of one or more of the logic pFET, SRAM nFET and SRAM pFET; combination spacers adjacent to each of the gate stacks, wherein the combination spacers comprise nitride spacers adjacent to the gate stacks and oxide spacers adjacent to the nitride spacers; and a dual stressed nitride liner over the device, wherein the oxide spacers separate the dual stressed nitride liner from the nitride spacers.
 2. The device of claim 1, wherein the first and second nFET regions and the first and second pFET regions comprise silicon.
 3. The device of claim 1, wherein the substrate comprises one or more of a silicon-on-insulator substrate and a bulk silicon substrate.
 4. The device of claim 1, wherein the SRAM pFET gate stack further comprises a capping layer separating the metal layer from the high-K layer, the capping layer being configured to shift the threshold voltage of the SRAM pFET relative to the threshold voltage of one or more of the logic nFET, logic pFET and SRAM nFET.
 5. The device of claim 1, wherein the metal layer comprises one or more of titanium nitride, tantalum nitride, tantalum aluminum nitride, titanium aluminum nitride and tantalum carbide.
 6. The device of claim 1, wherein the capping layer comprises one or more of lanthanum oxide, magnesium oxide, oxides of group IIA and group IIIB elements and nitrides of group IIA and group IIIB elements.
 7. The device of claim 1, wherein the high-K layer comprises one or more of hafnium oxide, zirconium oxide, hafnium silicate, nitrided hafnium silicate, tantalum oxide, titanium oxide, aluminum oxide and mixtures comprising at least one of the foregoing high-K materials.
 8. The device of claim 1, wherein the logic nFET, logic pFET, SRAM nFET and SRAM pFET gate stacks each further comprise a silicon layer over the metal layer.
 9. The device of claim 8, wherein the silicon layer comprises one or more of polysilicon and amorphous silicon.
 10. The device of claim 1, wherein the logic nFET, logic pFET, SRAM nFET and SRAM pFET gate stacks each further comprise an interfacial layer dielectric separating the high-K layer from the substrate.
 11. The device of claim 1, wherein the substrate further comprises one or more shallow trench isolation regions present therein between at least two of the first nFET region, the second nFET region, the first pFET region and the second pFET region.
 12. The device of claim 1, wherein the logic pFET and SRAM pFET gate stack are oxidized so as to shift the threshold voltage of the logic pFET and SRAM pFET relative to a threshold voltage of one or more of the logic nFET and SRAM nFET.
 13. The device of claim 1, wherein the dual stressed liner comprises a tensile silicon nitride layer over the logic nFET and SRAM nFET, and a compressive silicon nitride layer over the logic pFET and SRAM pFET.
 14. An integrated circuit comprising: a substrate having at least a first and a second nFET region, and at least a first and a second pFET region; at least one logic nFET on the substrate over the first nFET region; at least one logic pFET on the substrate over the first pFET region; at least one SRAM nFET on the substrate over the second nFET region; and at least one SRAM pFET on the substrate over the second pFET region, wherein each of the logic nFET, logic pFET, SRAM nFET and SRAM pFET comprises a gate stack having a metal layer over a high-K layer, wherein the logic nFET gate stack further comprises a capping layer separating the metal layer from the high-K layer, and wherein the capping layer is further configured to shift a threshold voltage of the logic nFET relative to a threshold voltage of one or more of the logic pFET, SRAM nFET and SRAM pFET; combination spacers adjacent to each of the gate stacks, wherein the combination spacers comprise nitride spacers adjacent to the gate stacks and oxide spacers adjacent to the nitride spacers; and a dual stressed nitride liner over the device, wherein the oxide spacers separate the dual stressed nitride liner from the nitride spacers. 